L2 Cache

Not written yet

Status: RTL planned. Documentation planned.

This page will cover the unified L2 cache, its banking and its place between the L1 caches and memory.