Vector Load/Store Unit

Not written yet

Status: RTL planned. Documentation planned.

This page will cover the vector load/store unit and how vector memory instructions are split into element accesses.