IL2 Interface

Not written yet

Status: RTL complete. Documentation planned.

This page will cover the L1I memory-side port, the TileLink requests it sends on a miss and how fills return.

Meanwhile:

• IA task: TOOLS-004
• Frontend demo: fd13_l1i: L1I Hit, Miss and MSHR Merge